Learning to speak VHDL (Intro)

Loading...
강의 계획서 보기

배우게 될 기술

Writing Code in Verilog, Simulating FPGA Designs, Designing FPGA Logic, Designing Test Benches, Writing code in VHDL

검토

3.7(23개의 평가)
  • 5 stars
    10 ratings
  • 4 stars
    5 ratings
  • 3 stars
    2 ratings
  • 2 stars
    2 ratings
  • 1 star
    4 ratings
수업에서
VHDL Logic Design Techniques

강사:

  • Timothy Scherr

    Timothy Scherr

    Senior Instructor and Professor of Engineering Practice
  • Benjamin Spriggs

    Benjamin Spriggs

    Lecturer and Scholar of Engineering Practice

Coursera 카탈로그 살펴보기

무료로 참여해 맞춤화된 추천, 업데이트 및 제안을 받아보세요.